A semiconductor structure comprising: 1 a Schottky layer adapted to be etched at a first etch rate by an etchant; and 2 a contact layer disposed above the \$chottky layer and 1 adapted to be etched by the etchant at a \$\frac{4}{2}\$econd etch rate 2 that is substantially faster than the first etch rate; 3 wherein the contact layer provides an opening through 1 the contact layer exposing a region of a top surface of the 2 Schottky layer, the region having a first width; and 3 wherein the region of the top surface of the Schottky 4 layer provides a recess of a second width smaller than the 5 first width. 6

- 2. The semiconductor recited in claim 1 wherein the Schottky layer contains Aluminum.
- 3. The semiconductor recited in claim 2 wherein the Schottky layer comprises at least about 35 percent Aluminum.
- 1 4. The semiconductor recited in claim 3 wherein the 2 Schottky layer is  $Al_{0.6}In_{0.4}As$ .
- 5. The semiconductor recited in claim 1 wherein the contact layer comprises less than about ten percent Aluminum.
- 1 6. The semiconductor recited in claim 1 wherein the contact layer is substantially free of Aluminum.
- 7. A transistor structure comprising:
  a Schottky layer adapted to be etched at a first etch

2

3

4

1

2

1

2

4

5

7 8

rate by an etchant; and 2 a contact layer disposed above the Schottky layer and 1 adapted to be etched by the etchant at a second etch rate 2 that is substantially faster than the first etch rate; 3 wherein a region above a portion of a top surface of 4 the Schottky layer is substant ally free of the contact 5 layer, the portion having a first width; 6 wherein the portion of the top surface of the 7 Schottky layer provides a recess of a second width smaller 8 than the first width; and 9 wherein the recess of the second width is adapted to 10 receive a gate electrode. 11

- 8. The transistor recited in claim 7 wherein the Schottky layer comprises at least about 35 percent Aluminum and the contact layer comprises less than about ten percent Aluminum.
- 9. A method of forming a semiconductor comprising: forming a Schottky layer adapted to be etched by a first etchant at a first etch rate;

forming a contact layer above the Schottky layer adapted to be etched by the first etchant at a second etch rate;

applying the first etchant to etch the contact layer to expose a portion of the Schottky layer; and

applying a second etchant to etch the portion of the Schottky layer exposed by the first etchant;

wherein second etch rate is substantially faster than the first etch rate when using the first etchant.

1

9

- 1 10. The method recited in claim 9 wherein the 2 Schottky layer contains Aluminum.
- 1 11. The method recited in claim 10 wherein the 2 Schottky layer comprises about 35 percent Aluminum.
- 1 12. The method recited in claim 11 wherein the contact layer is substantially free of Aluminum.
- 1 13. The method recited in claim 11 wherein the first etchant includes a carboxylic-acid based wet etchant.
- 1 14. The method recited in claim 13 wherein the first etchant is succinic acid.
- 1 15. The method recited in claim 11 wherein the second etchant is applied for a predetermined time.
  - 16. A transistor structure comprising/
- a source electrode;
  - a drain electrode;
- a doped cap layer of Ga, In, As disposed below and in
- ohmic contact with the source electrode and the drain
- 4 electrode and providing a cap layer opening;
- an undoped resistive layer of Ga, In, As disposed below
- 6 the cap layer and providing a resistive layer opening in
- 7 registration with the cap layer opening and having a first
- 8 width;
  - a Schottky layer of Al, In, As disposed below the

```
resistive layer;
10
            an undoped channel layer disposed below the Schottky
11
12
    layer; and
            a semi-insulating substrate disposed below the
13
    channel layer;
14
            wherein a top surface of the Schottky layer beneath
15
    the resistive layer opening provides a recess having a second
16
    width smaller than the first width; and
17
            wherein a gate electrode is in contact with a bottom
18
    surface of the recess provided by the Schottky layer.
19
            17.
                 The transistor recited in claim 16 wherein the
1
   Sphottky layer is doped.
            18.
                 A transistor, comprising:
1
                 a single crystal substrate having a lattice
1
2
    constant;
1
                 a channel layer disposed over the substrate, the
    channel layer having a lattice constant different from the
2
    lattice constant of the substrate;
3
                 a Schottky layer disposed over the channel
1
2
    layer, the Schottky layer having a lattice constant different
3
    from the lattice constant of the substrate;
                 a resistive layer disposed over the Schottky
4
5
    layer; and
                 a contact layer disposed over the resistive
6
7
    layer, the contact layer having a first recess therein, such
8
    first recess having a bottom surface terminating in a top
    surface of the resistive layer;
9
                 a second recess having sidewalls in the
10
```

- 11 resistive layer and the Schottky layer, such second recess
- 12 having a bottom surface terminating in the Schottky layer.
- 1 19. The transistor recited in claim 18 wherein the
- 2 lattice constant of the Schottky layer and a thickness of the
- 3 Schottky layer are selected to compensate for differences in
- 4 strain between: (a) the channel layer and the substrate; and,
- 5 (b) the Schottky layer and the substrate.
- 1 20. The transistor recited in claim 19 wherein the
- 2 lattice constant of the Schottky layer is smaller than the
- 3 lattice constant of the substrate and the lattice constant of
  - the channel layer is larger than the lattice constant of the
- 5 substrate.

- 1 21. The transistor recited in claim 20 wherein the
- 2 lattice constant of the substrate is intermediate the lattice
- 3 constant of the channel layer and the lattice constant of the
- 4 Schottky layer, the difference in lattice constants resulting
- 5 in a compressive strain on the channel layer and a tensile
- 6 strain on the Schottky layer.
- 1 22. The transistor recited in claim 18 wherein the
- 2 Schottky layer has an indium concentration and the indium
- 3 concentration in the Schottky layer is lower than an indium
- 4 concentration in the channel layer.
- 1 23. The transistor recited in claim 22 wherein the
- 2 substrate comprises indium phosphide.

9 10

1 24. The transistor recited in claim 22 wherein the 2 Schottky layer comprises approximately Al<sub>0.60</sub>In<sub>0.40</sub>As.

'n

- 1 25. The transistor recited in claim 22 wherein the 2 channel layer comprises approximately  $Ga_{0.35}In_{0.65}As$ .
- 1 26. The transistor recited in claim 23 wherein the 2 Schottky layer comprises approximately  $Al_{0.60}In_{0.40}As$  and the 3 channel layer comprises approximately  $Ga_{0.35}In_{0.65}As$ .
- 27. A transistor, comprising; 1 a substrate having a lattice constant; 1 1 a channel layer disposed over the substrate, the 2 channel layer having a lattice constant; 3 a Schottky layer disposed over the channel layer, the Schottky layer having a lattice constant; 4 5 a resistive layer disposed over the Schottky 6 layer; and
  - a contact layer disposed over the resistive layer, the contact layer having a first recess therein, such first recess having a bottom surface terminating in a top surface of the resistive layer; and
- a second recess having sidewalls in the
  resistive layer and the Schottky layer, such second recess
  having a bottom surface terminating in the Schottky layer;
  wherein at least one of the channel and Schottky
  layers has an indium concentration such that at least one of
  the lattice constants of the channel layer and lattice
- 17 constant of the Schottky layer is different from the lattice
- 18 constant of the substrate and a difference between conduction

- 19 band levels of the channel and Schottky layers is larger than
- 20 if the channel and Schottky layers had the same lattice
- 21 constant as the substrate.
- 1 28. The transistor recited in claim 27 wherein the
- 2 larger conduction band discontinuity occurs between the
- 3 Schottky and channel layers.
- 1 29. The transistor recited in claim 27 wherein the
- 2 Schottky layer comprises approximately  $\mathrm{Al}_{0.60}\mathrm{In}_{0.40}\mathrm{As}$  and the
- 3 channel layer comprises approximately  $Ga_{0.35}In_{0.65}As$ .
- 1 30. The transistor recited in claim 25 wherein the
- 2 channel layer has an indium concentration such that the
- 3 channel layer can support larger currents than if the channel
- 4 layer and the substrate had the same lattice constant.
- 1 31. A transistor, comprising:
- a semi-insulating indium phosphide substrate;

16

Schottky layer.

```
1
                 a channel layer of Ga, In, As disposed over the
    substrate layer;
2
3
                 a Schottky layer of Al, In, As disposed over the
4
    channel layer;
                 a resistive layer disposed over the Schottky
5
    layer;
6
7
                 a contact layer disposed over the resistive
    layer, the contact layer having a first recess, and the
8
    resistive layer and the Schottky layer having a second
9
    recess;
10
                 a source electrode in ohmic contact with the
11
    contact layer;
12
13
                 a drain electrode in ohmic contact with the
14
    contact layer; and
```

1 32. The transistor recited in claim 31 further comprising a first doped layer, and a second doped layer.

a gate electrode in Schottky contact with the

- 33. The transistor recited in claim 32 further comprising a ratio of silicon doping concentration approximately 2.5 to 1.5 between the first doped layer and the second doped layer.
- 1 34. The transistor recited in claim 32 wherein the resistive layer further comprises approximately  $Al_{0.48}In_{0.52}As$  and the contact layer further comprises approximately  $Ga_{0.47}In_{0.53}As$ .